Skip to product information
1 of 2

SEGGER Microcontroller GmbH

SEGGER MIPI-60 Adapter (8.06.42)

SEGGER MIPI-60 Adapter (8.06.42)

Adapts J-Link/J-Trace/Flasher to TI Jacinto7 MIPI-60; 19-pin & 20-pin outputs with 4-bit trace.

SKU: 8.06.42

Regular price
€117,95 EUR exc tax
Regular price Sale price
€117,95 EUR exc tax
Sale Sold out
Shipping calculated at checkout.
If no stock is shown above, order now and we'll ship within 5 working days.
View full details

Key Features

Dual Output Headers
TI Jacinto7 Focus
4-Bit TPIU Trace Support
JTAG & SWD on One Adapter
Passive, Standards-Aligned Mapping
Works Across SEGGER Families
Small, Bench-Friendly Form Factor

Overview

The SEGGER MIPI-60 Adapter (SKU: 8.06.42) links SEGGER J-Link, J-Trace or Flasher probes to Texas Instruments Jacinto7 targets that expose a 60-pin MIPI debug header. It presents two standard probe connectors on the adapter: a 19-pin Cortex-M debug/trace header and a 20-pin 0.1" Arm JTAG/SWD header. Up to 4-bit TPIU trace is supported via the 19-pin header.

Compatibility & Connectors

Designed for TI Jacinto7 boards with the 60-pin MIPI debug interface, the adapter carries JTAG/SWD signals and supports 4-bit trace from the target. Use with SEGGER J-Link, J-Trace or Flasher families.

Related Adapters & Probes

For other connector standards, see the SEGGER 19-Pin Cortex-M Adapter and SEGGER J-Link Mictor 38 Adapter. For instruction-trace and coverage, pair with J-Trace PRO Cortex or, for high-duty production/debug, J-Link PRO.

Why Consider This Adapter?

If your TI Jacinto7 board exposes MIPI-60, this adapter provides a straightforward, passive bridge to common SEGGER probe connectors without bespoke cabling. It reduces setup time and de-risks signal mapping by following Arm/MIPI debug connector guidance.

Note: See the schematic for exact pin mapping.

Direct Jacinto7 Compatibility

Mates to TI’s 60-pin MIPI debug header, avoiding custom wiring and reducing bring-up risk on Jacinto-based designs.

Flexible Probe Connectivity

19-pin Cortex-M and 20-pin Arm headers cover JTAG/SWD and 4-bit trace in one board, simplifying lab setups.

Standards-Aligned, Passive Mapping

Uses standard Arm/MIPI debug connectors; schematic available for easy verification and documentation.

Frequently Asked Questions

Have a Question?

Ask a Question
  • Where can I learn more about the MIPI-60 debug connector?

    See ARM’s MIPI-60 pinout guidance and MIPI Alliance articleson debug/trace.

  • What is TPIU and when would I use it?

    The Trace Port Interface Unit funnels trace to a 1/2/4-bit port; use it for lightweight timing and event capture without full ETM.

  • Can I use it with non-Jacinto boards?

    It’s designed for targets that expose the 60-pin MIPI debug header; many boards don’t. For other connectors, see the 19-pin Cortex-M or Mictor-38 adapters:19-Pin Cortex-M Adapter J-Link Mictor-38 Adapter

  • What’s the difference between the 19-pin and 20-pin outputs?

    The 19-pin header is the 0.05″ Cortex-M debug/trace connector (supports 4-bit TPIU). The 20-pin header is the 0.1″ Arm JTAG/SWD connector without trace.

  • Will it power my target?

    No. It routes debug/trace signals only; power your target separately according to the board’s design. (General SEGGER adapter behaviour; see schematic.)

  • Is the mapping published?

    Yes, SEGGER provides the adapter schematic so you can review and verify pin assignments.

  • Does it support ETM/PTM instruction trace?

    It supports up to 4-bit TPIU trace via the 19-pin header. For full ETM streaming trace, pair your target with a J-Trace PRO. 

  • What does the MIPI-60 Adapter do?

    It bridges a TI Jacinto7 board’s 60-pin MIPI debug header to standard SEGGER probe connectors (19-pin Cortex-M with 4-bit trace, and 20-pin Arm JTAG/SWD).

Customer Reviews

Be the first to write a review
0%
(0)
0%
(0)
0%
(0)
0%
(0)
0%
(0)